

A ROUNDING-BASED APPROXIMATE MULTIPLIER FOR HIGH-SPEED YET ENERGY-EFFICIENT

¹Mohammed Salauddin, ²Dr. Mohammad Iliyas, ³Wajid Hussain

¹PG Scholar, MTech, Dept of Embedded Systems, Shadan College of Engineering and Technology HYD, T.S.
salauddin8562@gmail.com

²Professor & HOD, Dept of ECE, Shadan College of Engineering and Technology HYD, T.S.
ilyas.ece@gmail.com

³Associate Professor, Dept of ECE, Shadan College of Engineering and Technology HYD, T.S.
wajidhussain452@gmail.com

ABSTRACT

New plan for Approximate Multiplication by altering the ordinary increase approach is pertinent to marked and unsigned duplications for which two upgraded expansion surmised strategies models are displayed. In this paper, we centre around proposing a rapid low power/vitality yet inexact multiplier fitting for blunder strong DSP applications. The proposed inexact multiplier, which is region effective. The efficiencies of these multiplier are assessed in a Xilinx ISE 14.5/13.2 innovation by contrasting their parameters and those of the cutting edge surmised multipliers.

Keywords: Accuracy, approximate computing, energy efficient, error analysis, high speed, multiplier

I. INTRODUCTION

Advanced multipliers are among the most basic number juggling functional units in numerous applications, for example, the Fourier change, discrete cosine changes, and computerized separating. The applications depend on multipliers, the performance of entire circuits will be reduced. Recently, compensation works have been increasing focused on reducing the truncation error on the Booth multiplier. Multipliers have been important since computers. Multiplication occurs frequently in (DSP) systems, (ASICs).

It is the designer's task to choose a suitable multiplication algorithm and implementation method according to these priorities.

Therefore, among the variety of implementation methods, high-speed parallel implementation methods are addressed. The optimization method is an interconnection reordering data characteristics. Widely-used high-speed multiplication techniques, focusing mainly on the in the following chapters. More elaborate discussions about the multiplication techniques are given. Moreover, the discussions of this chapter are only limited to fixed-point multipliers. In fact, the floating-point multipliers consist of a fixed-point multiplier for the significant, plus peripheral and support circuitry and special values. Therefore, the optimization methods discussed in the following chapters are also applicable for floating-point operators.

A fixed-point multiplication involves two basic steps: generating partial products (PPs) and accumulating the generated PPs. The diverse multiplication schemes differ in the generation and/or accumulation methods. Consequently, speed-up in the multiplication process is achieved in two ways: generating a smaller number of PPs in the first step or accelerating their accumulation in the second step. The simplest scheme for multiplication, known as shift-and-add scheme, consists of cycles of shifting and adding with hardware or software control loops.

Objective

The structure of a multiplier, the subsequent module assumes a crucial job regarding adjournment, rheostat operation and route multifaceted nature. Lines take stood normally cast-off to accelerate the CSA tree and lessening its capacity dissemination, so to accomplish quick and low-control task. The utilization of rough blowers in the CSA tree of a multiplier results in an estimated multiplier.


The contributions of this paper can be summarized as follows:

- 1) presenting a new scheme for RoBA multiplication by modifying the conventional multiplication approach;
- 2) describing three hardware architectures of the proposed approximate multiplication scheme for sign and unsigned operations.

The rest of this paper is organized as follows. Section II discusses the Existing system. Section III discusses the related works about approximate multipliers. The proposed scheme of the approximate multiplication, its hardware implementations, and its accuracy results are presented in Section IV. In Section V, the characteristics of the proposed approximate multiplier compared with the accurate and approximate multipliers, and also its effectiveness in image processing applications are studied. Finally, the conclusion is drawn in Section VI.

II. EXISTING SYSTEM

A generally utilized structure for pressure is the 4-2 blower; a 4-2 blower can be actualized with a convey bit between nearby cuts. $I + 1$ are likewise alluded to as the total and convey separately. The normal execution of a 4-2 blower is cultivated by using two full-snake (FA) cells.



III. RELATED WORK

In this section, some of the previous works in the field of approximate multipliers are briefly reviewed. In [3], an approximate multiplier and an approximate adder based on a technique named broken-array multiplier (BAM) were proposed. By applying the BAM approximation method of [3] to the conventional modified Booth multiplier, an approximate signed Booth multiplier was presented in [5]. Kulkarni et al. [6] suggested an approximate multiplier consisting of a number of 2×2 inaccurate building blocks that saved the power by 31.8%–45.4% over an accurate multiplier. An approximate signed 32-bit multiplier for speculation purposes in pipelined processors was designed in [7]. In [8], an error-tolerant multiplier, which computed the approximate result by dividing the multiplication into one accurate and one approximate part, was introduced, in which the accuracies for different bit widths were reported.

The use of approximate multipliers in image processing applications, which leads to reductions in power consumption, delay, and transistor count compared with those of an exact multiplier design, has been discussed in the literature. In [10], an accuracy-configurable multiplier architecture (ACMA) was suggested for error-resilient systems. To increase its throughput, the ACMA made use of a technique called carry-in prediction that worked based on a precomputation logic.

In [12], approximate unsigned multiplication and division based on an approximate logarithm of the operands have been proposed. In the proposed multiplication, the summation of the approximate logarithms determines the result of the operation. Hence, the multiplication is simplified to some shift and add operations. In [13], a method for increasing the accuracy of the multiplication approach of [12] was proposed. It was based on the decomposition of the input operands.

Most of the previously proposed approximate multipliers are based on either modifying the structure or complexity reduction of a specific accurate multiplier.

IV. PROPOSED APPROXIMATE MULTIPLIER


A. Multiplication Algorithm of RoBA Multiplier

Intuitively to design an inexact 4-2 blower, it is conceivable to substitute the precise full-viper cells in Figure3 by a rough full-snake cell, (for example, the primary structure proposed in). Nonetheless, this isn't exceptionally proficient, in sunny of the datum that it delivers in any event 17 mistaken outcomes out of 32 potential yields, for example the blunder rate of this vague compressor is more than 53% (where the error rate is given by the ratio of the number of erroneous outputs over the total number of outputs).

The main idea behind the proposed approximate multiplier is to make use of the ease of operation when the numbers are two to the power n (2^n). To elaborate on the operation of the approximate multiplier, first, let us denote the rounded numbers of the input of A and B by A_r and B_r , respectively. The multiplication of A by B may be rewritten as


$$A \times B = (A_r - A) \times (B_r - B) + A_r \times B + B_r \times A - A_r \times B_r.$$

$$A \times B \cong A_r \times B + B_r \times A - A_r \times B_r.$$



A. SIGN DETECTOR

First, the signs of the inputs are determined, and for each negative value, the absolute value is generated



INPUT		OUTPUT
A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

B. ROUNDING BLOCK





Fig. 2. Numbers (top numbers) and their corresponding possible round values.

C. SHIFTER AND ADDER


Multiplication

$$\begin{array}{r} A = a_{n-1} a_{n-2} \dots a_1 a_0 \\ \times B = b_{n-1} b_{n-2} \dots b_1 b_0 \\ \hline \end{array}$$




Shift and add Area $O(N)$
Time $O(N \log N)$

Too slow



RTL Schematic



TTL Schematic

V. RESULTS AND DISCUSSION

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Logic Cells	146	6228	2%
Number of 16-bit I/O Pins	8	146	5%
Number of bonded I/Os	11	138	8%

VI. CONCLUSION

Proposed Approximate Multiplication by modifying the conventional multiplication approach is applicable to both signed and unsigned multiplications for which two addition approximate methods architectures are presented. In this concise, a Low-Power Operation in Rounding-Based Approximate Multiplier is proposed. This strategy lessens the dynamic utilization to the detriment of more equipment. This method can successfully be connected, as Digital Signal Processing applications.

VII. REFERENCES

- [1] M. Alioto, "Ultra-low power VLSI circuit design demystified and explained: A tutorial," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 59, no. 1, pp. 3–29, Jan. 2012.
- [2] V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy, "Low-power digital signal processing using approximate adders," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 32, no. 1, pp. 124–137, Jan. 2013.
- [3] H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie, and C. Lucas, "Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 4, pp. 850–862, Apr. 2010.
- [4] R. Venkatesan, A. Agarwal, K. Roy, and A. Raghunathan, "MACACO: Modeling and analysis of circuits for approximate computing," in *Proc. Int. Conf. Comput.-Aided Design*, Nov. 2011, pp. 667–673.
- [5] F. Farshchi, M. S. Abrishami, and S. M. Fakhraie, "New approximate multiplier for low power digital signal processing," in *Proc. 17th Int. Symp. Comput. Archit. Digit. Syst. (CADSD)*, Oct. 2013, pp. 25–30.
- [6] P. Kulkarni, P. Gupta, and M. Ercegovac, "Trading accuracy for power with an underdesigned multiplier architecture," in *Proc. 24th Int. Conf. VLSI Design*, Jan. 2011, pp. 346–351.
- [7] D. R. Kelly, B. J. Phillips, and S. Al-Sarawi, "Approximate signed binary integer multipliers for arithmetic data value speculation," in *Proc. Conf. Design Archit. Signal Image Process.*, 2009, pp. 97–104.
- [8] K. Y. Kyaw, W. L. Goh, and K. S. Yeo, "Low-power high-speed multiplier for error-tolerant application," in *Proc. IEEE Int. Conf. Electron Devices Solid-State Circuits (EDSSC)*, Dec. 2010, pp. 1–4.
- [9] A. Momeni, J. Han, P. Montuschi, and F. Lombardi, "Design and analysis of approximate compressors for multiplication," *IEEE Trans. Comput.*, vol. 64, no. 4, pp. 984–994, Apr. 2015.
- [10] K. Bhardwaj and P. S. Mane, "ACMA: Accuracy-configurable multiplier architecture for error-resilient system-on-chip," in *Proc. 8th Int. Workshop Reconfigurable Commun.-Centric Syst.-Chip*, 2013, pp. 1–6.
- [11] K. Bhardwaj, P. S. Mane, and J. Henkel, "Power- and area-efficient approximate wallace tree multiplier for error-resilient systems," in *Proc. 15th Int. Symp. Quality Electron. Design (ISQED)*, 2014, pp. 263–269.
- [12] J. N. Mitchell, "Computer multiplication and division using binary logarithms," *IRE Trans. Electron. Comput.*, vol. EC-11, no. 4, pp. 512–517, Aug. 1962.
- [13] V. Mahalingam and N. Ranganathan, "Improving accuracy in Mitchell's logarithmic multiplication using operand decomposition," *IEEE Trans. Comput.*, vol. 55, no. 12, pp. 1523–1535, Dec. 2006.
- [14] Nangate 45nm Open Cell Library, accessed on 2010. [Online]. Available: <http://www.nangate.com/>
- [15] H. R. Myler and A. R. Weeks, *The Pocket Handbook of Image Processing Algorithms in C*. Englewood Cliffs, NJ, USA: Prentice-Hall, 2009.
- [16] S. Narayana moorthy, H. A. Moghaddam, Z. Liu, T. Park, and N. S. Kim, "Energy-efficient approximate multiplication for digital signal processing and classification applications," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 23, no. 6, pp. 1180–1184, Jun. 2015.
- [17] S. Hashemi, R. I. Bahar, and S. Reda, "DRUM: A dynamic range unbiased multiplier for approximate applications," in *Proc. IEEE/ACM Int. Conf. Comput. Aided Design (ICCAD)*, Austin, TX, USA, 2015, pp. 418–425.
- [18] C.-H. Lin and I.-C. Lin, "High accuracy approximate multiplier with error correction," in *Proc. 31st Int. Conf. Comput. Design (ICCD)*, 2013, pp. 33–38.
- [19] A. B. Kahng and S. Kang, "Accuracy-configurable adder for approximate arithmetic designs," in *Proc. 49th Design Autom. Conf. (DAC)*, Jun. 2012, pp. 820–825.
- [20] Z. Wang, A. C. Bovik, H. R. Sheikh, and E. P. Simoncelli, "Image quality assessment: From error visibility to structural similarity," *IEEE Trans. Image Process.*, vol. 13, no. 4, pp. 600–612, Apr. 2004.
- [21] J. Liang, J. Han, and F. Lombardi, "New metrics for the reliability of approximate and probabilistic adders," *IEEE Trans. Comput.*, vol. 62, no. 9, pp. 1760–1771, Sep. 2013.