

A NEW SINGLE PHASE NINE LEVEL CHB INVERTER WITH SINGLE DC SOURCE AND EFFICIENT CONTROL

¹KADARI RAHUL, ²Dr. G.JAYAKRISHNA, M.Tech, Ph.D, MISTE

¹M.Tech Student, ²HOD & Professor

DEPARTMENT OF ELECTRICAL ENGINEERING

ST.PETER'S ENGINEERING COLLEGE, HYDERABAD, TELANGANA.

ABSTRACT

In this paper, a novel cascaded seven-level inverter topology with a single input source integrating switched-capacitor techniques is presented. Compared with the traditional cascade multilevel inverter, the pro-posed topology replaces all the separate dc sources with capacitors, leaving only one H-bridge cell with a real dc voltage source and only adds two charging switches. The capacitor charging circuit contains only power switches, so that the capacitor charging time is independent of the load. The capacitor voltage can be controlled at a desired level without complex voltage control algorithm and only use the most common carrier phase-shifted sinusoidal pulse width modulation strategy. The operation principle and the charging-discharging characteristic analysis are discussed in detail. A 1-kW experimental prototype is built and tested to verify the feasibility and effectiveness of the proposed topology.

1. INTRODUCTION

MULTILEVEL converters are finding significant consideration in the scholarly community and industry as one of the favoured choices for high power change applications, such as footing drives, dynamic filters, receptive power compensators, photovoltaic power transformation, uninterruptible power supplies, static compensators etc. A specific consideration has been given to cascaded multilevel topology due to its measured quality, symmetrical structure and straightforwardness of control.

However, the principle disadvantage with the CMI is the substantial measure of partitioned confined sources required to encourage each of the H-bridges. It will require n confined sources for $2n+1$ levels of output. A five-level CMI for conveyed vitality applications is displayed in However, PV output power depends on weather conditions, such as irradiation and temperature, and

it is unavailable at night, which implies that the system cannot work at night. However, this consequently increases the complexity and cost of the system.

A few answers for lessen the quantity of disengaged source in the CMI are proposed. A critical change is the "asymmetrical CMI" (ACMI), which can generate a similar number of levels with less power supplies ACMI expands the power quality, however they lose seclusion and still need more than one detached sources. A control and equipment systems for a 7-level ACMI is proposed to lessen the nine power supplies to just four, every one of them unidirectional however, the transformer makes the source cumbersome in light of the fact that it works in a low recurrence. A different approach using only one power source has been implemented the size of the HFL must be enough big to supply the 20% of the power required by the machine.

1.1 OBJECTIVE

In this project, a novel cascaded seven-level inverter topology with a single input source incorporating switched capacitor techniques is exhibited. Contrasted and the customary course multilevel inverter (CMI), the proposed topology replaces all the different dc sources with capacitors. The capacitor charging circuit contains just power switches, so the capacitor charging time is autonomous of the Load. However, the principle disadvantage with the CMI is the extensive measure of particular separated sources required to bolster each of the H-bridges. It will require n secluded sources for $2n+1$ levels of output. Photovoltaic board, power modules, batteries, and ultra capacitors are the most common free sources. Some solutions to reduce the number of isolated source in the CMI are proposed.

An option alternative without transformers is to supplant all the different dc sources nourishing the

H-bridge cells with capacitors, leaving just a single H-bridge cell with a genuine dc voltage source. However, a perplexing voltage control algorithm is required to keep the capacitor voltage controlled at the coveted level. However, the output current of the converter and also the time duration of the excess switching states significantly affect the charging and discharging examples of the supplanting capacitors. A straightforward capacitor voltage direction limitation is inferred which can be utilized as a part of improvement issues for harmonic minimization or harmonic Another control method, phase-shift modulation, is utilized to direct the voltage of the capacitors supplanting the free dc source. The method is powerful and does not insure much computational weight. The proposed dc-voltage-ratio control is based on a period space modulation technique that keeps away from the utilization of improper states to achieve any dc voltage ratio. In this project, a novel cascaded seven-level and nine level inverter topologies with a single input dc source coordinating switched capacitor techniques is proposed.

1.2 CIRCUIT DIAGRAM




Fig.1 Topologies Of The planned electrical converter.

(A) The Novel Single DC source Cascaded 7-Level converter. (B) PV Systems with 3-Input Cascaded 7-Level converter

In this venture, a unique fell seven-level electrical converter topology with a solitary info supply melding changed capacitance strategies is planned. The planned topology contains a charging circuit and 3 H-connect electrical converter units. The dependable supply port U_{in2} will charge capacitance C_1 or C_3 through the charging switch

and H-bridge switches. The charging circuit contains simply power switches and capacitors, with the goal that the charging time is freed from the Load.

Topologies of the planned electrical converter. (a) The novel single dc supply Cascaded seven-level electrical converter. (b) Three-input Cascaded seven-level.

II. LITERATURE SURVEY

Incorporating multilevel inverters into medium and high voltage modern applications, such as engine drives, (FACTS) equipment, HVDC and sustainable power source systems, is the issue of numerous continuous researches. The most points of interest of multilevel inverters are inferred because of stepwise waveform of output voltage. The principle points of interest of multilevel inverters include: High power and voltage evaluations and quality, more electromagnetic similarity, lower switching misfortunes, higher effectiveness, higher voltage capacity, lower add up to harmonic distortion. Essentially, there are three customary topologies for multilevel inverters: flying capacitor, diode-clasped and cascaded multilevel inverter with partitioned dc sources. Among them, the cascaded multilevel inverter has gotten exceptional consideration because of its seclusion and effortlessness of control method. The guideline operation of this inverter is normally based on synthesizing the coveted output voltage waveform from a few steps of voltage, which is commonly acquired from Direct current voltage sources.

The most recognizable power circuit topology for multilevel converters is based on the course association of s number of single-phase full bridge inverters to generate $(2n + 1)$ number of levels in the output voltage.

MLIs are currently extremely prominent and internationally perceived topology for some mechanical applications, similar to medium-voltage air conditioning drives, sustainable power source, HVDC and FACTS, footing and impetus systems, electric vehicles, and so forth. In high-voltage and high-current applications, high switching frequency is prohibited mainly due to switching losses and high dv/dt . Efforts are put to achieve acceptable voltage waveform and power quality through reduced switching frequency. The number of voltage level that can be generated using a

minimum number of switching devices remains very crucial for such topologies.

A number of approaches, while most of the power is delivered by the highest voltage cell, the lower voltage cells deal with only a fraction of the same. This does not allow the bridges to be easily replaced (as the high side and low side bridges most likely to be made by different power devices) and hence loses.

This paper proposes a new topology to almost double the number of levels in an MLI, by adding only two switches per phase. Contrasted and the customary course multilevel inverter (CMI), the proposed topology replaces all the different dc sources with capacitors, leaving just a single The operation standard and the charging-discharging characteristic investigation are talked about in detail.

MULTILEVEL converters are finding significant consideration in the scholarly community and industry as one of the favored choices for high power change applications. When all is said in done, multilevel converters are ordered into diode-clinched, flying capacitor, and cascaded multilevel inverter topologies. However, the fundamental downside with the CMI is the huge measure of independent disengaged sources required to sustain each of the H-bridges. It will require n secluded sources for $2n+1$ levels of output. Photovoltaic board, power modules, batteries, and ultra capacitors are the most common free sources.

III. INVERTERS

An electrical converter is changing (DC) to (AC); the modified over AC will be at any voltage. To substantial electrical utility high-voltage coordinate current applications that vehicle mass power. It had been modified to alter over DC to AC. The electrical converter plays out the reverse limit of a rectifier.

3.1 Types of Inverters

A. Cascaded H-Bridges electrical converter

Each converter level can generate three varied voltage outputs, $+V_{dc}$, 0 , and $-V_{dc}$ by associating the dc provide to the cooling output by varied mixes of the four switches. The cooling outputs of each of the various full-bridge converter levels unit associated in arrangement specified the synthesized voltage wave form is that the total of the converter outputs. Cascaded H-bridge converter with 5 SDCSs and 5 full bridges Voltage wave form is shown in Fig

The Fourier work on for this wave form takes once




Fig.2 Single-Phase Structure Of A structure Cascaded H-Bridges converter




Fig. 3 11-Level Cascade electrical converter with five Separate DC Sources Output part Voltage wave shape.

The extents of the Fourier coefficients once standardized regarding V_{dc} area unit as per the following:

$$H(n) = \frac{4}{\pi n} [\cos(n\theta_1) + \cos(n\theta_2) + \dots + \cos(n\theta_s)]$$

The directional edges, $\theta_1, \theta_2 \dots \theta_s$, will be chosen specified the voltages add up to harmonic distortion could be a base. By and huge, these points area unit chosen thus rife lower repetition harmonics, 5th, 7th, 11th, and 13th, harmonics area unit done . Additional detail on harmonic disposal techniques is exhibited within the following section.

Cascaded inverters area unit good for associating property power sources with associate cooling grid, in lightweight of the necessity for explicit dc sources, that is that the scenario in applications like photovoltaic's or energy units.

B. Diode-Clamped structure electrical converter

The voltage over every electrical condenser is V_{dc} , and therefore the voltage stress over every change device is unnatural to V_{dc}

through the cinching diodes. Records the output voltage levels possible for one part of the electrical converter with the negative dc rail voltage V_0 as a form of perspective. State condition one implies the switch is on, and zero implies the switch is off. Every part has 5 correlative switch combines specified turning on one among the switches of the match need that the opposite corresponding switch be killed. The reciprocal switch sets for part A leg area unit ($S_{a1}, S_{a'1}$), ($S_{a2}, S_{a'2}$), ($S_{a3}, S_{a'3}$), ($S_{a4}, S_{a'4}$), and ($S_{a5}, S_{a'5}$). Change states of the flying electrical condenser electrical converter. Diode Clamped Six-Level Inverter Voltage Levels And Corresponding Switch States.

Voltage V_{a0}	Switch State									
	S_{a5}	S_{a4}	S_{a3}	S_{a2}	S_{a1}	$S_{a'5}$	$S_{a'4}$	$S_{a'3}$	$S_{a'2}$	$S_{a'1}$
$V_5 = 5V_{dc}$	1	1	1	1	1	0	0	0	0	0
$V_4 = 4V_{dc}$	0	1	1	1	1	1	0	0	0	0
$V_3 = 3V_{dc}$	0	0	1	1	1	1	1	0	0	0
$V_2 = 2V_{dc}$	0	0	0	1	1	1	1	1	0	0
$V_1 = V_{dc}$	0	0	0	0	1	1	1	1	1	0
$V_0 = 0$	0	0	0	0	0	1	1	1	1	1




Fig.4 Three-Phase Six-Level Structure of a Diode-Clamped electrical converter.

IV.HARMONICS

A harmonic is "a curved phase of Associate in Nursing occasional wave or quantity having a repeat that's a necessary completely different of the most important repeat.". Truth be told, artists have legendary concerning such since the creation of the most string or wind instrument. With a selected finish goal to own the capability to interrupt down advanced flags that have numerous frequencies introduce, numerous mathematical ways were made. One in every of the additional renowned is thought because the Fourier rework. However, repeating the mathematical strides needed in an exceedingly chip or laptop based mostly instrument is incredibly difficult. Therefore

additional sensible procedures, known as the FFT for quick Fourier modification, or DFT for distinct Fourier rework, area unit utilized. These ways simply work befittingly if the flag is formed out of simply the principal and harmonic frequencies in an exceedingly specific repeat go (called the Nyquist repeat that is common fraction of the testing recurrence).

Effects of harmonics

The closeness of harmonics doesn't imply that the works or workplace cannot run befittingly. Like different power quality phenomena, it depends upon the "firmness" of the ability distribution supply and also the vulnerability of the instrumentation. What is additional, one process plant may be the supply of high harmonics however able to run befittingly. This harmonic contamination is often sent back onto the electrical utility distribution supply, and should influence offices on an identical supply that area unit additional inclined. Some run of the mill styles of instrumentation defenseless to harmonic contamination incorporate, Excessive two-party current, transfer concerning hot neutrals. The odd triple harmonics in 3 part wye circuits area unit extremely other substance within the impartial. This is often on the grounds that the harmonic variety exaggerated by the one hundred twenty degree part shift between phases could be a integer various of 360 degrees.

- Incorrect perusal meters, as well as tour circle W-hr meters and averaging type current meters.
- Reduced real P_F , wherever $P_F = \text{Watts/VA}$.
- Some reasonably misfortunes go up because the sq. of harmonic esteems (such as skin impact and swirl current misfortunes). This is often likewise valid for magnet loops and lighting weights.

V.SYSTEM DESCRIPTIONS

In this project, the qualities of a Cascaded construction electrical converter square measure accomplished. Moreover, the battery-adjusting capability is actualized.

Fig. two demonstrates the regular $2N + 1$ -level construction electrical converter created out of N singular full-connect inverters and N batteries.




Fig.5 $2N + 1$ -level electrical converter with battery leveling

MODULATION STRATEGY

Various structure modulation techniques are exhibited within the writing. For the CMI, carrier phase-shifted curved pulse breadth modulation (CPS-SPWM) is that the commonest procedure, with an increased harmonic execution. The CPS-SPWM partners some of carriers to every cell of the CMI, and a phase shift among the carriers of the various cells is conferred. During this approach, a stepped structure undulation is begun. There are some fascinating parts and focal points: 1) The output voltage has a switching style with $2N$ times the change return (where N is that the amount of cells). Hence, higher combination harmonic distortion (THD) is gotten at the output, utilizing $2N$ time's lower return carriers. 2) Since all of the cells are controlled with the same reference and same carrier return, the power is equitably taken over among the cells over the full modulation file. 3) For the single-supply CMI utilizing capacitors, the popular stance is that the capacitors square measure lawfully charged while not advanced voltage adjusting management algorithmic rule.

This technique isn't favored for CMI, since it causes an uneven power distribution among the distinctive cells. Specific harmonic finish (SHE) could be a low switch return (beneath one kHz) PWM technique created to ensure the disposal of unsought low-arrange harmonics. House vector modulation (SVM) exhibits components of fine dc-connect voltage usage, higher central output voltage, higher harmonic execution and easier usage in advanced signal processor. The amount of the voltage vector is

swollen to seventy three of each seven-level electrical converter and therefore the computation of the length of the voltage vectors is thus convoluted.

The curved output voltage within the single-supply cascaded seven-level electrical converter and therefore the capacitors square measure charged by presenting charging-switch matches every cycle.

To some degree, condenser voltage $UC1$ and $UC3$ are viewed as consistent, and therefore the 3 H-bridge electrical converter cells share balanced power.

CONDENSER CHARGING & DISCHARGING CHARACTERISTIC ANALYSIS

A. condenser charging state investigation through the charging switch and H-bridge switches, C_1 and C_3 is charged by the solid supply U_{in2} . We will see that there's simply one charging path for $C1$. In different words, the condenser charging current i_{c1} simply experiences S_{21} and S_{13} , as attracted red shading. As per standing four to six, we will see that charging current i_{c3} moves through S_{23} and S_{31} .

B. condenser charging time investigation: The condenser charging time is known with the modulation wave esteem m . For straightforwardness, the charging time for $C1$ is taken for example to own a certain investigation. Once the modulation wave Z_1 falls behind Z_2 by $T_s/6$. At this stage, the falling fringe of g_{13} and therefore the rising fringe of g_{21} advance or in reverse with the range in m . However, the covering components of g_{13} and g_{21} keep unchanged; therefore, the charging time remains $T_s/6$. The output voltage of the electrical converter is zero or U_{in2} once m ($0, \Delta 1/3$) and U_{in2} or $2U_{in2}$ once m ($1/3, 2/3$). Once m ($2/3, 1$), S_{21} is killed once S_{13} . The charging time is $(1-m) TS/2$, and therefore the output voltage of the electrical converter is $2U_{in2}$ or $3U_{in2}$. What is a lot of, condenser voltage U_{C1} would diminish radically if the modulation wave is swollen to 1 but, it'd recuperate in time if the modulation wave is diminished.

C. condenser Discharged Bus Voltage Analysis: To some extent, transport voltage U_{C1} and U_{C3} keep stable. However, they're going to vary as typically as doable in light-weight of the charging or discharging of the condenser. The impacting components of U_{C1} and U_{C3} square measure depicted as takes once. For

straightforwardness, the incidental suspicions square measure created, I) the underlying estimations of U_{C1} and U_{C3} square measure U_{in2} before discharging; II) the capacitance of the condenser C_1 and C_3 is C and therefore the Load resistance is R . There square measure four discharging states for C_1 during a modulation cycle, that square measure delineated as takes once.

State I: condenser C_1 works severally S_{11} , S_{14} , S_{22} , S_{24} , S_{31} , and S_{33} square measure turned on all the whereas for standing 7 (S_{11} , S_{14} , S_{21} , S_{23} , S_{32} , and S_{34} square measure on for standing 8). The proportional circuit of standing 7 U_{C1} is communicated as

$$u_{C1}(t) = U_{in2} e^{-\frac{t}{RC}} \quad (1)$$

State II: condenser C_1 and U_{in2} operate at the same time. S_{11} , S_{14} , S_{21} , S_{24} , S_{31} , and S_{33} square measure turned on at the same time for standing nine (S_{11} , S_{14} , S_{21} , S_{24} , S_{32} , and S_{34} square measure on for standing 10). The equivalent circuit of standing nine is shown in Fig. 4(b). U_{C1} is provided by

$$u_{C1}(t) = U_{in2} (2e^{-\frac{t}{RC}} - 1) \quad (2)$$

State III: Capacitors C_1 and C_3 operate at the same time.

S_{11} , S_{14} , S_{22} , S_{24} , S_{31} , and S_{34} square measure turned on at the same time for standing eleven (S_{11} , S_{14} , S_{21} , S_{23} , S_{31} , and S_{34} square measure on for standing 12). The equivalent circuit U_{C1} is expressed as

$$u_{C1}(t) = U_{in2} e^{-\frac{2t}{RC}} \quad (3)$$

State IV: Capacitors C_1 , C_3 , and U_{in2} operate at the same time. S_{11} , S_{14} , S_{21} , S_{24} , S_{31} , and S_{34} square measure turned on at the same time for standing thirteen. The equivalent circuit is shown in Fig. 4(d). U_{C1} is provided by

$$u_{C1}(t) = U_{in2} \left(\frac{3}{2} e^{-\frac{2t}{RC}} - \frac{1}{2} \right)$$

Fig. 4. Condenser discharging states. (a) C_1 works severally. (b) C_1 and U_{in2} work on a similar time. (c) C_1 and C_3 work on a similar time. (d) C_1 , C_3 , and U_{in2} work all the whereas.

The investigation higher than uncovers that the planned convertor has four discharging states. For accommodation, the discharging time interims that have {a place|an square measure}

with the same state are viewed together persistent discharging time.

1) When $m \in [0, 1/3)$, there square measure 2 discharging time interims during a change cycle, that square measure .The 2 time interims is reasoned effortlessly as $T_1 T_2 m/(2f_s)$. As indicated by (1) the voltage selection crosswise over C_1 is communicated as

$$\Delta u_1 = U_{in2} - U_{in2} e^{-\frac{m}{f_s RC}} \quad (5)$$

2) once $m \in [1/3, 2/3)$, there square measure six discharging time intervals during a change cycle, that square measure shown in Fig. 2(b). Condenser C_1 and U_{in2} discharge at the same time throughout T_1 and T_6 . Condenser C_1 discharges separately throughout T_2 and T_5 . The time interval is achieved simply as follows:

$$\Delta u_{21} = 2U_{in2} (1 - e^{-\frac{3m-1}{3f_s RC}}) \quad (6)$$

$$\Delta u_{22} = U_{in2} (1 - e^{-\frac{2-3m}{3f_s RC}}) \quad (7)$$

$$\Delta u_{23} = U_{in2} (1 - e^{-\frac{6m-2}{3f_s RC}}) \quad (8)$$

From (6) to (8), we obtain

$$\begin{aligned} \Delta u_2 &= \Delta u_{21} + \Delta u_{22} + \Delta u_{23} \\ &= U_{in2} (4 - 2e^{-\frac{3m-1}{3f_s RC}} - e^{-\frac{2-3m}{3f_s RC}} - e^{-\frac{6m-2}{3f_s RC}}) \end{aligned} \quad (9)$$

3) once $m \in [2/3, 1)$, there square measure 10 discharging time intervals during a change cycle, that square measure shown in Fig. 2(c). Capacitors C_1 , C_3 , and U_{in2} discharge at the same time throughout T_1 , T_3 , T_5 , T_6 , T_8 , and T_{10} . Condenser C_1 and U_{in2} discharge at the same time throughout T_2 and T_7 . Capacitors C_1 and C_3 discharge at the same time throughout T_4 and T_9 . The time interval is deduced simply as follows: (2f_s). in line with (2) to (4), the voltage variation across C_1 is provided by

$$\Delta u_{31} = \frac{3}{2} U_{in2} (1 - e^{-\frac{6m-4}{f_s RC}}) \quad (10)$$

$$\Delta u_{32} = 2U_{in2} (1 - e^{-\frac{1-m}{f_s RC}}) \quad (11)$$

$$\Delta u_{33} = U_{in2} (1 - e^{-\frac{2-2m}{f_s RC}}) \quad (12)$$

In (5), (9), and (13), the condenser voltage selection Δu could be a element of modulation esteem m , change return f_s , stack resistance R , capacitance C_1 , and supply voltage U_{in2} . Δu diminishes once change return f_s , stack resistance R or capacitance C_1 increments. The condenser

voltage selection for varied modulation esteems and frequencies below the state of $U_{in2}=136V$, $R=50\omega$ and $C=4700\mu F$. An enormous change return ought to be chosen to attain slightly condenser voltage ripple and enhance the steady state performance of the supply.

VI. SIMULATION RESULTS

The simulation parameters of the planned device area unit ,

System Simulation Parameters

Circuit parameters	Value
U_{in2}	136 V
f_s	1.667 kHz
R	50 Ω
L	60mH
C_1/ C_3	4700 μF

The output voltage and current waveforms for resistive and inductive load area unit given in Fig. The output current lags behind the voltage at inductive load. And also the current is swish owing to the filter inductance. As shown in Fig. the harmonic is principally focused on the octave band and sidebands at ten kc. the full harmonic distortion (THD) worth of U_o is 23.84%.




Fig 6: simulation circuit




Fig 7 control subsystem




Fig8 cascade h bridge inverter subsystem




Fig 9 Simulation Results of control signals pwm




Fig 10 Simulation Result OfDC Input and capacitors output




Fig 11 Simulation Results At Output side




Fig 12 Simulation Result At Output voltage inverter

The simulation results effectiveness of the proposed single-supply seven-level inverter.

EXTENSION 9-LEVEL INVERTER:

The novel cascaded Nine-level inverter topology with a single information source joining switched capacitor techniques can in like manner be shown in future as shown in the figure 36.




Fig 13. Nine-level Inverter simulation circuit Differentiated and the regular course multilevel inverter (CMI), the proposed topology replaces all the distinctive dc sources with capacitors, leaving only a single H-bridge cell with a honest to goodness dc voltage source and just incorporates two charging switches. The capacitor charging circuit contains simply power switches, with the objective that the capacitor charging time is self-ruling of the Load. The operation rule and the charging discharging characteristic examination can be discussed in detail in future, as shown in figure 6.2.




Fig 14 CONTROL CIRCUIT SUBSYSTEM

6.2.2. Simulink Results




Fig 15 Simulation Result At Output Side

The results can be verified experimentally with effectiveness of Single – Supply Cascaded Nine-Level Inverter

VII.CONCLUSION

A novel single DC supply cascaded seven-level electrical converter designing switched electrical device techniques is formed during this paper. Within the planned topology, the electrical device less charging circuit simply contains power switches and capacitors, and also the charging time is freed from the Load. The operations administer and also the charging-discharging characteristic examination is investigated thorough. With the common CPS-SPWM system, the curved output voltage will be all around procured. in addition, the capacitors area unit properly charged while not complicated voltage dynamic management algorithmic rule. The top charging current and also the charging mishap will be diminished with fitting circuit parameters. The planned topology has the segments of identity, simplicity and eases of management and makes it partaking in DC-AC power applications. The planned electrical converter is in like manner fitting for photovoltaic-battery multi-input application with high redundancy.

7.1 FUTURE SCOPE

MULTILEVEL converters area unit finding broad thought within the intellectual world and business jointly of the favored decisions for prime power modification applications, like balance drives, dynamic filters, open power compensators, electrical phenomenon power modification, uninterruptible power provides, static

compensators and versatile AC transmission systems. Once doubtful, construction converters area unit musical group into diode-fastened, flying electrical device, and cascaded construction electrical converter topologies. a specific thought has been given to cascaded construction topology in light-weight of its identity, symmetrical structure and ease of management.

REFERENCES

- [1] S. Kouro *et al.*, "Recent advances and industrial applications of multilevel converters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2553–2580, Aug. 2010.
- [2] H. Abu-Rub, J. Holtz, J. Rodriguez, and G. Booming, "Medium-voltage multilevel converters; state of the art, challenges, and requirements in industrial applications," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2581–2596, Aug. 2010.
- [3] J. Dixon, J. Pereda, C. Castillo, and S. Bosch, "Asymmetrical multilevel inverter for traction drives using only one dc supply," *IEEE Trans. Veh. Technol.*, vol. 59, no. 8, pp. 3736–3743, Oct. 2010.
- [4] S. Lu, K. A. Corzine, and M. Ferdowsi, "A unique ultra capacitor direct integration scheme in multilevel motor drives for large vehicle propulsion," *IEEE Trans. Veh. Technol.*, vol. 56, no. 4, pp. 1506–1515, Jul. 2007.
- [5] J. Rodriguez, S. Bernet, P. K. Steimer, and I. E. Lizama, "A survey on neutral-point-clamped inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2219–2230, Jul. 2010.
- [6] M. Khazraei, H. Sepahvand, K. A. Corzine, and M. Ferdowsi, "Active capacitor voltage balancing in single-phase flying capacitor multilevel power converters," *IEEE Trans. Ind. Electron.*, vol. 59, no. 2, pp. 769–778, Feb. 2012.
- [7] I. Ahmed and V. B. Borghate, "Simplified space vector modulation technique for seven-level cascaded H-bridge inverter," *IET Power Electron.*, vol. 7, no. 3, pp. 604–613, Apr. 2014.
- [8] Y. H. Liao and C. M. Lai, "Newly-constructed simplified single-phase multi-string multilevel inverter topology for distributed energy resources," *IEEE Trans. Power Electron.*, vol. 26, no. 9, pp. 2386–2391, Sep. 2011.
- [9] L. Maharjan, S. Inoue, H. Akagi, and J. Asakura, "A transformerless battery energy storage system based on a multilevel cascade PWM converter," in *Proc. 39th Annu. IEEE Power Electron. Conf.*, 2008, pp. 4798–4804.
- [10] J. Rodriguez *et al.*, "Multilevel converters: An enabling technology for high-power applications," *Proc. IEEE*, vol. 97, no. 11, pp. 1786–1817, Nov. 2009.
- [11] M. Rotella, G. Penailillo, J. Pereda, and J. Dixon, "PWM method to eliminate power sources in a nonredundant 27-level inverter for machine drive applications," *IEEE Trans. Ind. Electron.*, vol. 56, no. 1, pp. 194–201, Jan. 2009.
- [12] J. Dixon, M. Ortuizar, R. Carmi, P. Barriuso, P. Flores, and L. Moran, "Static Var compensator and active power filter with power injection capability, using 27-level inverters and photovoltaic cells," in *Proc. IEEE Int. Symp. Ind. Electron.* 2006, pp. 1106–1111.