

# LOW-POWER AND FAST FULL ADDER BY EXPLORING NEW XOR AND XNOR GATES

<sup>1</sup>Kota Santhosh, <sup>2</sup>M Pushpa Latha, <sup>3</sup>Dr. D SubbaRao

<sup>1</sup>PG Scholar, MTech, Dept of ECE, Siddhartha Institute of Engineering & Technology, Ibrahimpatnam, T.S.

kotasanthosh25@gmail.com

<sup>2</sup>Assoc Professor, Dept of ECE, Siddhartha Institute of Engineering & Technology, Ibrahimpatnam, T.S.

<sup>3</sup>Professor & HOD, Dept of ECE, Siddhartha Institute of Engineering & Technology, Ibrahimpatnam, T.S.

**ABSTRACT** - In this paper, novel circuits for XOR/XNOR and synchronous XOR–XNOR capacities are proposed. The proposed circuits are profoundly advanced as far as the power utilization and deferral, which are because of low yield capacitance and low short out power dispersal. We additionally propose six new half and half 1-bit full-snake (FA) circuit's dependent on the novel full-swing XOR–XNOR or XOR/XNOR entryways. Every one of the proposed circuits has its own benefits regarding speed, control utilization, control defer item (PDP), driving capacity, etc. The reenactment results, in view of the CMOS procedure innovation model, demonstrate that the proposed plans have unrivaled speed and power against other FA structures. Another transistor measuring strategy is exhibited to enhance the PDP of the circuits. In the proposed technique, the numerical calculation molecule swarm improvement calculation is utilized to accomplish the ideal incentive for ideal PDP with less emphasis.

Keywords: FIR, Xilinx, FPGA, Synthesize, Implementation, Simulation.

## I. INTRODUCTION

Full adders are the core of every number juggling figuring. It is a combinational rationale unit that plays out every one of the estimations like expansion, subtraction, addition and decrement. There are sure factors that can essentially hinder the improvement of little complex IC chips. These variables are configuration cost, plan profitability and IC manufacture innovation. The expanding interest for fast enormous scale coordination can be acquired at configuration levels, for example, engineering, circuit and format level. For the circuit structure, at this level a legitimate decision of rationale configuration style for rapid combinational rationale circuits ought to be finished. It is on the grounds that all the significant parameters influencing velocity are exchanging capacitance, change action and short out flows are really impacted by the picked rationale style. Prior the parameters like power dissemination, little region and cost factor were given more weight age, however at this point days speed contemplations are likewise the significant elements for established researchers identified with VLSI structures.

Presently multi day, pervasive electronic frameworks are an indistinguishable piece of regular daily existence. Advanced circuits, e.g., chip, computerized specialized gadgets, and computerized signal processors, involve a huge piece of electronic frameworks. As the size of reconciliation expands, the convenience of circuits is limited by the increasing

measures of intensity and region utilization. Hence, with the developing fame and interest for the battery-worked versatile gadgets, for example, cell phones, tablets, and PCs, the planners attempt to diminish control utilization and region of such frameworks while saving their speed. Advancing the W/L proportion of transistors is one way to deal with abatement the power-defer item (PDP) of the circuit while anticipating the issues came about because of lessening the supply voltage. The effectiveness of numerous advanced applications applies to the presentation of the number juggling circuits, for example, adders, multipliers, and dividers. Because of the essential job of expansion in all the math activities, numerous endeavours have been made to investigate productive snake structures, e.g., convey select, convey skip, contingent total, and convey look-ahead adders. Full snake (FA) as the basic square of these structures it is at the focal point of attention. Based on the yield voltage level, FA circuits can be partitioned into full-swing and non-full-swing classifications.

In CMOS innovation, regardless of whether we structure rapid full viper, control dispersal is likewise dealt with. Power scattering is one of the basic elements which is of two sorts and is arranged into dynamic power and static power. Dynamic power dissemination comes into picture when the circuit is operational and static power scattering is viewed as when the circuit is idle.

## II. LITERATURE REVIEW

We present two fast and low-control full-viper cells planned with an option inward rationale structure and pass-transistor rationale styles that lead to have a diminished power-delay item (PDP). We did an examination against other full-adders detailed as having a low PDP, regarding speed, control utilization and territory. All the full-adders were structured with a 0.18- $\mu$ m CMOS innovation, and were tried utilizing a thorough test seat that permitted to gauge the ebb and flow taken from the full-snake inputs, other than the momentum gave from the power-supply. Post-format recreations demonstrate that the proposed full-adders beat its partners showing a normal PDP advantage with relative zone.

Low-control structure of VLSI circuits has been recognized as a basic mechanical need as of late because of the extreme interest for compact buyer hardware items. In such manner numerous creative structures for essential rationale capacities utilizing pass transistors and transmission doors have showed up in the writing as of late. These plans depended on the instinct and cunning of the planners, without including formal structure methods. Subsequently, a formal plan methodology for understanding an insignificant transistor CMOS pass organize XOR-XNOR cell, which is completely made up for edge voltage drop in MOS transistors, is exhibited. This new cell can dependably work inside specific limits when the power supply voltage is downsized, as long as due thought is given to the estimating of the MOS transistors during the underlying plan step. A low transistor checks full viper cell utilizing the new XOR-XNOR cell is likewise introduced.

We present another plan for a 1-b full viper including half breed CMOS configuration style. Crossover CMOS configuration style uses different CMOS rationale style circuits to construct new full adders with wanted execution. This gives the fashioner a higher level of structure opportunity to focus on a wide scope of uses, therefore fundamentally decreasing plan endeavors. The new full viper depends on a novel XOR-XNOR circuit that creates XOR and XNOR full-swing yields all the while. This circuit beats its partners indicating improvement in the power-postpone item (PDP). A tale half and half CMOS yield arrange that endeavors the concurrent XOR-XNOR sign is additionally proposed. This yield stage gives great driving capacity empowering falling of adders without the need of cradle addition between fell stages.

A low power, low intricacy full viper configuration dependent on savage pass transistor rationale (PTL) is depicted. The structure piece is a consistently degenerate 5-transistor XOR-XNOR module

supporting integral yields. Regardless of the rationale lack, this module capacities appropriately with regards to full viper applications. The limit misfortune issue basic in most PTL structures can be mitigated because of the accessibility of correlative control signals. Joining this module with multiplexing modules, a novel full viper configuration utilizing as few as 10 transistors us inferred. The proposed full snake configuration includes the least yield signal debasement and the littlest V<sub>dd</sub> tasks against other 10-T partner plans. The exhibition edges in speed, power and power-postpone item are additionally demonstrated by means of post format recreations.

A presentation examination of 1-bit full-viper cell is exhibited. The viper cell is dissected into littler modules. The modules are considered and assessed widely. A few structures of every one of them are created, prototyped, mimicked and broke down. Twenty distinctive 1-bit full-snake cells are built (a large portion of them are novel circuits) by associating blends of various plans of these modules. Every one of these cells displays diverse power utilization, speed, territory, and driving ability figures. Two practical circuit structures that incorporate viper cells are utilized for reproduction. A library of full-snake cells is created and displayed to the circuit creators to pick the full-viper cell that fulfills their particular applications.

## III. METHODOLOGY

### EXISTING SYSTEM:

In this paper, we assess a few circuits for the XOR or XNOR (XOR/XNOR) and synchronous XOR and XNOR (XOR-XNOR) entryways and offer new circuits for every one of them. Cross breed FAs are made of two modules, including 2-input XOR/XNOR (or synchronous XOR-XNOR) door and 2-to-1 multiplexer (2-1-MUX) entryway. The XOR/XNOR door is the real purchaser of intensity in the FA cell. We attempt to expel the issues existing in the explored circuits. In this manner, the power utilization of the FA cell can be diminished by ideal planning of the XOR/XNOR entryway. The XOR/XNOR door has likewise numerous applications in computerized circuits structure. Numerous circuits have been proposed to execute XOR/XNOR entryway

### PROPOSED SYSTEM:


For this situation, the information capacitances are around equivalent and the power and postponement are upgraded. This structure does not have any NOT entryways on the basic way and its yield capacitance is little. Hence, it is rapid and devours low power. The

postponement of XOR and XNOR yields of this circuit is practically indistinguishable, which decreases the glitch in the following stage. Different points of interest of this circuit are great driving capacity, full-swing yield, just as power against transistor estimating and supply voltage scaling. A while later, with these new XOR/XNOR and XOR–XNOR circuits, we propose six new FA structures for different applications. Also, in the wake of reproducing it in various conditions, the outcomes show that it has a generally excellent presentation in every single recreated condition.

**MODULE EXPLANATION**

**XOR–XNOR Circuits:**


As of late, the concurrent XOR–XNOR circuit is generally utilized in half and half FA structures. Normally, in the half and half FAs, the XOR–XNOR sign are associated with the contributions of 2-1-MUX as select lines. Accordingly, two concurrent signs with a similar postponement are important to dodge glitches in the yield hubs of the FA.



This circuit depends on the CPL rationale style that has been structured by utilizing ten transistors. In this structure, the yields have been driven uniquely by nMOS transistor, and in this way, two pMOS transistors are associated with yields (XOR and XNOR) as cross coupled to recuperate the yield level voltages. One issue of this XOR–XNOR circuit is to have the criticism (cross-coupled structure) on the yields, which expands the deferral and short out intensity of this structure. In this manner, to alleviate the forced postponement, the size of transistors ought to be expanded. Another weakness of this structure is the presence of two NOT entryways in the basic way.

The proposed structure of the synchronous XOR–XNOR entryway comprising of 12 transistors. This structure is acquired by consolidating the two proposed XOR and XNOR circuits. The info An and B capacitances are not rise to (the information sources An

and B are associated with a similar transistor check). Accordingly, to rise to the contribution of capacitances, they are associated with the circuit, as appeared in Fig.



For this situation, the information capacitances are around equivalent and the power and deferral are enhanced. This structure does not have any NOT doors on the basic way and its yield capacitance is extremely little. Thus, it is fast and devours low power. The postponement of XOR and XNOR yields of this circuit is practically indistinguishable, which diminishes the glitch in the following stage. Different points of interest of this circuit are great driving ability, full-swing yield, just as power against transistor estimating and supply voltage scaling.


**Proposed FULL ADDERS:**

We proposed new FA circuits for different applications. These new FAs have been utilized with half and half rationale style, and every one of them are planned by utilizing the proposed XOR/XNOR or XOR–XNOR circuit. The notable four-transistor 2-1-MUX structure is utilized to execute the proposed half and half FA cells. This 2-1-MUX is made with TG rationale style that has no static and short circuits control dissemination.


The circuit of HFA-20T has not high-power utilization NOT entryways on basic way and comprises of 20 transistors. The benefits of this structure are full-swing yield, low power scattering and fast, vigor against supply voltage scaling, and transistor estimating. In the event that  $A \_ B = 1$ , at that point the yield Cout sign equivalents to the information signal An or B. Yet, to even out the information sources capacitance, both of the information flag An and B are utilized for usage and are associated with the transistors N9 and P10, separately. The main issue of HFA-20T is decrease of the yield driving capacity when it is utilized in the chain structure applications, for example, swell

convey viber. Obviously, this issue exists in the circuits that utilization the transmission work hypothesis in their usage without buffering yield.


One approach to lessen the power utilization of the FA structures is to utilize a XOR/XNOR door and a NOT entryways to create the other XOR or XNOR signal.




#### IV. RESULTS AND DISCUSSION



Proposed Full Adder



Proposed N-Mos base Full Adder



Proposed XOR based Full Adder

## V. CONCLUSION

In this paper, we initially assessed the XOR/XNOR and XOR–XNOR circuits. The assessment uncovered that utilizing the NOT doors on the basic way of a circuit is a downside. Another weakness of a circuit is to have a positive criticism on the yields of the XOR–XNOR door for repaying the yield voltage level. This input expands the postponement, yield capacitance, and, accordingly, vitality utilization of the circuit. At that point, we proposed new XOR/XNOR and XOR–XNOR doors that don't have the referenced burdens. At long last, by utilizing the proposed XOR and XOR–XNOR entryways, we offered six new FA cells for different applications. Subsequent to reenacting the FA cells in various conditions, the outcomes showed that the proposed circuits have a generally excellent exhibition in every single reproduced condition.

## VI. REFERENCES

- [1] N. S. Kim *et al.*, “Leakage current: Moore’s law meets static power,” *Computer*, vol. 36, no. 12, pp. 68–75, Dec. 2003.
- [2] N. H. E. Weste and D. M. Harris, *CMOS VLSI Design: A Circuits and Systems Perspective*, 4th ed. Boston, MA, USA: Addison-Wesley, 2010.
- [3] S. Goel, A. Kumar, and M. Bayoumi, “Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style,” *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 14, no. 12, pp. 1309–1321, Dec. 2006.
- [4] H. T. Bui, Y. Wang, and Y. Jiang, “Design and analysis of low-power 10-transistor full adders using novel XOR–XNOR gates,” *IEEE Trans. Circuits Syst., II, Analog Digit. Signal Process.*, vol. 49, no. 1, pp. 25–30, Jan. 2002.
- [5] S. Timarchi and K. Navi, “Arithmetic circuits of redundant SUT-RNS,” *IEEE Trans. Instrum. Meas.*, vol. 58, no. 9, pp. 2959–2968, Sep. 2009.
- [6] J. M. Rabaey, A. P. Chandrakasan, and B. Nikolic, *Digital Integrated Circuits*, vol. 2. Englewood Cliffs, NJ, USA: Prentice-Hall, 2002.
- [7] D. Radhakrishnan, “Low-voltage low-power CMOS full adder,” *IEE Proc.-Circuits, Devices Syst.*, vol. 148, no. 1, pp. 19–24, Feb. 2001.
- [8] K. Yano, A. Shimizu, T. Nishida, M. Saito, and K. Shimohigashi, “A 3.8-ns CMOS 16×16-b multiplier using complementary pass-transistor logic,” *IEEE J. Solid-State Circuits*, vol. 25, no. 2, pp. 388–395, Apr. 1990.
- [9] A. M. Shams, T. K. Darwish, and M. A. Bayoumi, “Performance analysis of low-power 1-bit CMOS full adder cells,” *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 10, no. 1, pp. 20–29, Feb. 2002.
- [10] N. Zhuang and H. Wu, “A new design of the CMOS full adder,” *IEEE J. Solid-State Circuits*, vol. 27, no. 5, pp. 840–844, May 1992.
- [11] N. Weste and K. Eshraghian, *Principles of CMOS VLSI Design*. New York, NY, USA: Addison-Wesley, 1985.
- [12] P. Bhattacharyya, B. Kundu, S. Ghosh, V. Kumar, and A. Dandapat, “Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit,” *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 23, no. 10, pp. 2001–2008, Oct. 2015.

- [13] M. Vesterbacka, "A 14-transistor CMOS full adder with full voltageswing nodes," in *Proc. IEEE Workshop Signal Process. Syst. (SiPS)*, Oct. 1999, pp. 713–722.
- [14] M. Alioto, G. Di Cataldo, and G. Palumbo, "Mixed full adder topologies for high-performance low-power arithmetic circuits," *Microelectron. J.*, vol. 38, no. 1, pp. 130–139, 2007.
- [15] A. M. Shams and M. A. Bayoumi, "A novel high-performance CMOS 1-bit full-adder cell," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 47, no. 5, pp. 478–481, May 2000.
- [16] M. Aguirre-Hernandez and M. Linares-Aranda, "CMOS full-adders for energy-efficient arithmetic applications," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 19, no. 4, pp. 718–721, Apr. 2011.
- [17] I. Hassoune, D. Flandre, I. O'Connor, and J. D. Legat, "ULPFA: A new efficient design of a power-aware full adder," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 8, pp. 2066–2074, Aug. 2010.
- [18] C.-H. Chang, J. Gu, and M. Zhang, "A review of 0.18- $\mu\text{m}$  full adder performances for tree structured arithmetic circuits," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 13, no. 6, pp. 686–695, Jun. 2005.
- [19] P. Kumar and R. K. Sharma, "Low voltage high performance hybrid full adder," *Eng. Sci. Technol., Int. J.*, vol. 19, no. 1, pp. 559–565, 2016.
- [20] M. Ghadiry, M. Nadi, and A. K. A. Ain, "DLPA: Discrepant low PDP 8-bit adder," *Circuits Syst. Signal Process.*, vol. 32, no. 1, pp. 1–14, 2013.
- [21] S. Wairya, R. K. Nagaria, and S. Tiwari, "New design methodologies for high-speed low-voltage 1 bit CMOS Full Adder circuits," *Int. J. Comput. Technol. Appl.*, vol. 2, no. 2, pp. 190–198, 2011.
- [22] S. R. Chowdhury, A. Banerjee, A. Roy, and H. Saha, "A high speed 8 transistor full adder design using novel 3 transistor XOR gates," *Int. J. Electron., Circuits Syst.*, vol. 2, no. 4, pp. 217–223, 2008.
- [23] M. A. Valashani and S. Mirzakuchaki, "A novel fast, low-power and high-performance XOR-XNOR cell," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, vol. 1, May 2016, pp. 694–697.
- [24] J.-M. Wang, S.-C. Fang, and W.-S. Feng, "New efficient designs for XOR and XNOR functions on the transistor level," *IEEE J. Solid-State Circuits*, vol. 29, no. 7, pp. 780–786, Jul. 1994.
- [25] W. C. Elmore, "The transient response of damped linear networks with particular regard to wideband amplifiers," *J. Appl. Phys.*, vol. 19, no. 1, pp. 55–63, 1948.

#### AUTHOR PROFILE'S



**KOTA SANTHOSH** doing post-graduation in VLSI and Embedded systems from Siddhartha Institute of Engineering and Technology in Department of Electronics and Communication Engineering.



**M PUSHPALATHA** working as associate professor in ECE branch, Siddhartha Institute of Engineering and Technology, Hyderabad, TS, India. She has completed her Master's degree with specialization in Digital Electronics and communication systems from Mahaveer Institute of Science & Technology affiliated to JNTU Hyderabad in the year 2008. Prior to this has completed bachelor's degree in Electronics and communication engineering from G. Narayanamma Institute of Technology and Science affiliated to JNTU Hyderabad. Pursuing Ph.d in the area of wireless communication, Sri Satya Sai University of technology and medical Science, Bhopal, Madhya Pradesh Her carrier started as a lecturer and has total 7 years of experience in teaching field. Out of which 3 years worked as Assistant Professor and 4 years as Senior Assistant Professor in a single organization named Abhinav Hi-Tech College of Engineering. Presently working as an Associate Professor for Siddhartha Institute of Engineering and Technology in Department of Electronics and Communication Engineering. She attended and also conducted

many workshops and conferences. She is very much interest to do research on DECS, wireless technology and signals.



**DR. D SUBBA RAO**, is a proficient Ph.D person in the research area of wireless communications from Rayalseema University, Kurnool along with initial degrees of Bachelor of Technology in Electronics and Communication Engineering (ECE) from Dr. SGIET, Markapur and Master of Technology in Embedded Systems from SRM University, Chennai. He has 16 years of teaching experience and has published 98 Papers in International Journals, 2 Papers in National Journals and has been noted under 4 International Conferences. He has a fellowship of The Institution of Electronics and Telecommunication Engineers (IETE) along with a Life time membership of Indian Society for Technical Education (ISTE). He is currently bounded as an Associate Professor and is being chaired as Head of the Department for Electronics and Communication Engineering discipline at Siddhartha Institute of Engineering and Technology, Ibrahimpatnam, Hyderabad.

Journal of Engineering Sciences