

# Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications

<sup>1</sup>Munukuntla Vijayalaxmi, <sup>2</sup>M Pushpa Latha, <sup>3</sup>Dr. D SubbaRao

<sup>1</sup>PG Scholar, MTech, Dept of ECE, Siddhartha Institute of Engineering & Technology, Ibrahimpatnam, T.S.  
vijayalakshmi.426@gmail.com

<sup>2</sup>Asst Professor, Dept of ECE, Siddhartha Institute of Engineering & Technology, Ibrahimpatnam, T.S.

<sup>3</sup>Professor & HOD, Dept of ECE, Siddhartha Institute of Engineering & Technology, Ibrahimpatnam, T.S.

**ABSTRACT** - In this project, in light of bombshell physical instrument together with sensible transistor estimate, a hearty 10T memory cell is first proposed to upgrade the unwavering quality level in aviation radiation condition, while keeping the principle points of interest of little territory, low power, and high soundness. Utilizing the TANNER EDA apparatus, reproductions performed show the capacity of the proposed radiation-solidified by-plan 10T cell to endure both 0-1 and 1-0 single hub upsets, with the expanded read/compose access time. Notwithstanding, when thinking about the limitations of the objective applications, contrasted and other solidified memory cells, the proposed RHBD 10T cell can be viewed as a decent decision for aviation applications as it gives a decent equalization among execution, region, power, and unwavering quality for recollections working at radiation condition.

Keywords: FIR, Xilinx, FPGA, Synthesize, Implementation, Simulation.

## I. INTRODUCTION

Recollections are broadly used in aviation applications as the medium to store information in which single occasion up sets (SEUs) actuated by radiation particles are getting to be a stand out amongst the most critical issues. Since they can conduce to the information debasement in a memory chip and the circuit itself isn't for all time harmed, SEUs are additionally portrayed as the delicate blunders. Thusly, SEUs can cause a breaking down of an electronic framework. In some basic memory applications (e.g., satellite gear and cardioverter defibrillators, SEUs can be impeding and vital.

In any case, radiation solidifying procedures for recollections are one of the bottle necks in giving adaptation to non-critical failure. For a long time, some radiation-solidifying by-structure (RHBD) methods have been utilized to endure delicate mistakes in recollections utilizing standard business CMOS foundry forms, without any alterations to the current procedure or infringement of configuration rules.

SRAM-based field-programmable door exhibits (FPGAs) have been generally utilized during the most recent decades. In any case, the instability of SRAM has constrained FPGAs in applications where high security and moment control on are required. The issue can be explained by presenting non unpredictable memory (NVM) as the arrangement bit. Be that as it may, the customary NVM gadgets, for example, antifuse, E2PROM, and blaze, require high-voltage process and have poor rationale similarity, in this manner constraining the rationale thickness and expanding the incorporation cost of FPGAs.

Developing NVMs, for example, MRAM, PRAM, and RRAM, have been confirmed with better versatility and rationale similarity. In light of the rationale in-memory idea, query table, which is the center structure obstruct in FPGAs, has been proposed with non-instability. To start with, different non-unpredictable SRAM (nvSRAM) structures with MRAM and RRAM were proposed to straightforwardly supplant SRAM in the conventional query table to procure non instability. Notwithstanding,

the size of nvSRAM cell is strikingly bigger than that of SRAM, and the compose unsettling influence is additionally hard to maintain a strategic distance from for half-select RRAM cells. The proposed atwo-input non-unpredictable query table (nvLUT) in light of MRAM in the current-mode. The six-input nvLUT with sequential/parallel attractive intersections to gain enough detecting edge rationale for low power. The proposed another RAM-based nvLUT for run-time reconfiguration.

Proposed athird kind of MRAM-based nvLUT named cross breed LUT2. However, the ROFF/RON of MRAM is littler contrasted and PRAM or RRAM, bringing about less sense edge or bigger region because of sequential/parallel attractive intersections. In addition, the initial three MRAM nvLUTs have a confuse in parasitic RC between the chose way in the multiplexer and the reference way, which may cause nvLUT to come up short. For half and half LUT2, the setup of MRAM cells has a similar un-raveling circuit with rationale task, whose information sources might be wired to other rationale squares and can't be utilized as the location contributions during arrangement. For RRAM. The proposed a nvLUT dependent on nanobridge. Be that as it may, the programming way of nanobridge shares a similar multiplexer with the rationale way for determination, making the size of transistors in the multiplexer extensively huge to ful fill the reset voltage for RON. Chen.

Proposed another RRAM-based nvLUT utilizing crossbar cluster. Be that as it may, the sneaking ways innate in crossbar cluster bring extensive spillage and poor detecting edge of just 10 mV. To total up, none of the past work has accomplished high dependability against memory and rationale varieties, low power, high-zone effectiveness, and low spillage in the meantime. This brief presents a low-control variety tolerant nvLUT circuit to beat the issues in the past work. Due to its huge ROFF/RON, 1T1R RRAM cell is utilized as an arrangement bit and a reference resistor

to give adequate sense edge against memory and rationale varieties.

In this way, the territory cost is diminished in light of the fact that no parallel or sequential memory cell mixes are expected to ensure the sense edge. To decrease the power and territory, single-arrange sense intensifier with voltage clasp (SSAVC) is utilized without trading off the dependability. Additionally, coordinated reference way (MRP) is conceived to limit the parasitic RC confound between the chose way in the multiplexer and the reference way for solid detecting against rationale varieties. At last, nitty gritty assessment is completed to check the advantages.

## II. LITERATURE REVIEW

The constrained size and power spending plans of room bound frameworks regularly negate the necessities for solid circuit activity inside high-radiation conditions. In this paper, we propose the littlest answer for delicate blunder tolerant inserted memory yet to be introduced. The proposed corresponding double secluded repetition (CDMR) memory depends on a four-transistor dynamic memory center that inside stores correlative information esteems to give a natural for each piece blunder location ability. The proposed memory was actualized in a 65-nm CMOS innovation, showing as much as a  $3.5\times$  littler silicon impression than other radiation-solidified piece cells. Also, the CDMR memory devours less reserve control than other thought about arrangements over the whole working locale.

With innovation down scaling, static power has turned out to be one of the greatest difficulties in a framework on chip. Typically, off processing utilizing non-unstable (NV) successive components is a promising answer for location this test. As of late, numerous NV shadow flip-flop structures have been presented in which attractive passage intersection (MTJ) cells are utilized as reinforcement putting away components. In this manner, without powerful deformity and adaptation to non-critical failure for NV

flip-slumps, the assembling yield will be influenced harshly. In this paper, we propose an issue tolerant NV lock (FTNV-L) structure, in which a few MTJ cells are orchestrated so that it is versatile to different MTJ flaws. The recreation results demonstrate that our proposed FTNV-L can viably endure all single MTJ deficiencies with an extensively lower overhead than customary methodologies.

In this paper, a novel radiation-solidified by-structure (RHBD) 12T memory cell is proposed to endure single hub resentful and different hub upset dependent on bombshell physical instrument behind delicate mistakes together with sensible design topology. The check results acquired affirm that the proposed 12T cell can give great radiation heartiness. Contrasted and 13T cell, the expanded territory, control, read/compose access time overheads of the proposed 12T cell individually. Also, its hold static clamor which is higher than that of 13T cell. This implies the proposed 12T cell additionally has higher security when it gives adaptation to internal failure ability.

In this paper, an exceptionally solid radiation solidified by structure memory cell (RHD12) utilizing 12 transistors in a 65-nm CMOS business innovation is proposed. Joining with format level structure, the TCAD blended mode reproduction results show that the RHD12 not exclusively can completely tolerant the single-occasion upset happening on any of its single hubs however can likewise tolerant single-occasion different hub agitates in a solitary memory cell, which are brought about by charge sharing. Also, a lot of HSPICE present re-enactments are done on assess the RHD12 and other condition of-the art memory cells, which demonstrate that our proposed memory cell has better execution, thinking about the territory, control utilization, and access time.

We propose a quad-hub ten transistor (10T) delicate mistake strong SRAM cell that offers differential read task for powerful detecting. The cell shows bigger clamor edge in sub-0.45 V routine and less spillage

current than the conventional delicate mistake tolerant 12T DICE SRAM cell. At the point when contrasted with a regular 6T SRAM cell, the proposed cell offers comparative clamor edge as the 6T cell at a large portion of the supply voltage, along these lines altogether sparing the spillage control. Moreover, the cell displays lower delicate blunder rate than the 6T cell in quickened neutron radiation tests did at TRIUMF on a 32-kb SRAM executed in 90-nm CMOS innovation.

### III. METHODOLOGY

#### EXISTING SYSTEM : RHBD 12T MEMORY CELL DESIGN

##### A. Cell Schematic and Write/Read Timing

RHBD 12T memory cell is appeared in Fig. 1. Here, two access transistors, pMOS transistors P5 and P6, have been associated bit-lines BLN and BL to the yield hubs QN and Q, individually. Their ON/OFF state is controlled by a word-line WL. It ought to be noticed that when a radiation molecule strikes pMOS transistor, just a positive transient heartbeat (0→1 or 1 → 1 transient heartbeat) can be created; unexpectedly, just a negative transient heartbeat (1 → 0 or 0→0 transient heartbeat) can be initiated when a radiation molecule strikes Nmos transistor [2]. In this way, so as to stay away from a negative transient Fig. 2. Transient recreation aftereffect of the proposed RHBD 12T cell. heartbeat initiated by a radiation molecule in Q and QN hubs, pMOS transistors (i.e., transistors P6 and P5) are utilized as access transistors. Thinking about the put away 1 state (i.e., QN = 0, Q = 1, S0 = 0, and S1 = 1) for the proposed RHBD 12T cell (see Fig. 1).

1) When word-line WL is high state 1, transistors P1, P4, P7, N2, and N3 are ON, and the rest of the transistors are OFF. Hence, hubs Q and QN are not changed, and they likewise put away their unique information, separately.

2) Before read activity is executed in the proposed 12T memory cell, no-account lines BL and BLN should be precharged to supply voltage VDD. After read activity,

and word-line WL is 0 express, the yield hub Q will store its unique state 1 without evolving. Nonetheless, on the grounds that transistors P5, P7, and N2 are ON, bitline BLN will be released. Next, when the voltage contrast between good for nothing lines BL and BLN are gotten, the differential sense intensifier in recollections will yield the put away information.

3) To compose information 0 into the proposed 12T cell, word-line WL and bitline BL should be 0 state, and bitline BLN must be 1 state. Consequently, hub Q will be destroyed down to 0 state, and hub QN will be dismantled up to 1 state. Transistors P2, P3, P8, N1, and N4 will be ON, and transistors P1, P4, P7, N2, and N3 will be OFF. At the point when word-line WL is dismantled back to high state 1, the put away information will be 0. This implies information 0 can be effectively composed into the proposed RHBD 12T memory cell. Fig. 2 demonstrates a "compose 0, read 0, compose 1, and read 1" transient recreation result. From Fig. 2, we can see that the proposed cell can appropriately accomplish compose and read activities.

### B. SEU Recovery Analysis

In this segment, the SEU recuperation examination results for the proposed RHBD 12T memory cell are exhibited. Considering the state appeared in Fig. 1, hub Q is certainly not a touchy hub, since it is associated with the channel region of OFF pMOS transistors P6 and P8, and its put away worth is 1 state. Along these lines, as indicated by the steamed physical instrument, when hub Q is strike, just a positive heartbeat is prompted, i.e., hub Q will be influenced by a  $1 \rightarrow 1$  transient heartbeat so the put away estimation of hub Q isn't changed.

1) When hub QN is furious about a radiation molecule, hub QN will be dismantled up to state 1, at that point transistors P1 and P4 will be OFF. In this way, hubs Q and S1 will remain the first rationale 1 state without losing voltage esteem. In this way, transistor N3 won't be OFF, and hub S0 keeps its unique 0 state. Transistor

P7 and N2 will be ON state, and afterward, hub QN will be destroyed back to its unique state 0.

2) When a radiation molecule strikes hub S0, its worth will be changed. At that point, transistor P7 is incidentally killed, and transistor N1 is briefly turned ON, and along these lines, hub S1 will be destroyed down to 0. In any case, in light of capacitive impact, hub QN won't be changed to 1 state, and transistors N4 and P1 keep their OFF and ON states, separately. Along these lines, hub Q will be unaltered through ON transistor P4, and hub S1 can recuperate to starting 1 state. At long last, transistor N3 are turned ON, and hub S0 will be dismantled back to its unique 0 state.

3) When the condition of hub S1 is changed to 0 from unique 1 state by a radiation molecule, transistors N3 and P8 will be killed and ON, individually. Since the voltages of hubs Q, QN, and S0 will be unaltered, transistor P1 stays ON. Along these lines, hub S1 will be destroyed back to its unique 1 state through ON transistor P1.

4) When a radiation molecule strikes a semiconductor gadget as a result of charge sharing impact, numerous delicate hubs might be influenced. In the proposed 12T memory cell, if hub pair S0-S1 is vexed, transistors P7 and P8 will be briefly killed and ON, separately. Along these lines, the examination is equivalent to the investigation when the put away estimation of hub S0 is changed. Thusly, hubs S0 and S1 will be destroyed back to the first state, separately.

5) Due to charge sharing impact, the voltage of hub pair S0-QN or S1-QN can be changed, the put away condition of the proposed 12T cell will be changed. Since the two transistors P8 and N4 will be ON, and in this manner, hub Q will be dismantled down to state 0. This case is like a compose 0 task.

In this manner, when hub S0 or S1 or QN or hub pair S0-S1 in the proposed RHBD 12T cell is steamed at a radiation molecule, the put away information can be recuperated from a defiled information. At the point when hub pair S0-QN or S1-QN is disturbed, the put away information can't be recouped. Be that as it may,

when the separating of hub QN and hub pair S0–S1 is huge enough, the conceivable outcomes of the various hub upset cases can be limited. Fig. 3 demonstrates the design of the proposed 12T memory cell where the transistors–transistor dividing's of both hub sets S1–QN and S0–QN is more prominent than the viable scope of charge sharing (about 1.5  $\mu\text{m}$ ) Therefore, in this paper, we center just around the situation when hub pair S0–S1 is changed by a radiation molecule.


## PROPOSED HARDENED 10T MEMORY DESIGN

### A. Schematic and Normal Operation Analysis

For the proposed RHBD 10T memory cell, Fig.2 depicts its essential schematic structure. From this figure, it tends to be seen that the proposed RHBD memory cell comprises of ten transistors in which PMOS transistors will be transistors P1 \_ P6, and the rest of the transistors (N1 \_ N4) are NMOS transistors. Both NMOS transistors N4 and N3 are characterized as the entrance transistors, and their entryways are associated with a word line (WL). Consequently, when this WL is in high mode ( $WL = 1$ ), two access transistors are turned ON. Right now, compose/read activity can be actualized. The put away hubs are hubs Q, QN, S1, and S0 in which these four hubs are in charge of keeping the put away worth effectively. So as to rapidly transmit the advanced sign to the yield port during a read task, a differential sense speaker must be utilized and associated with good for nothing lines BL and BLN.

Accepting that the put away estimation of the proposed RHBD 10T memory cell is 1 in computerized rationale, i.e.,  $Q = 1$ ,  $QN = 0$ ,  $S1 = 1$ , and  $S0 = 0$ , as appeared in Fig. 1. It is effectively inferred that the proposed RHBD 10T memory cell is relentlessly keeping up the put away worth when WL is driven by a low voltage ( $WL = 0$ ). Prior to typical read activity, due to precharge hardware, the voltages of the bit lines BL


and BLN will be brought to 1 up in computerized rationale.



**Proposed RHBD 10T memory cell**

In read task, WL is in high mode ( $WL = 1$ ), and afterward two access transistors N3 and N4 are turned ON right away. Hubs Q, QN, S1, and S0 are keeping the put away worth, and the voltage of bit line BL is additionally unaltered. Be that as it may, the voltage of bit line BLN is diminished because of the release task through ON transistors N1 and N3. When the voltage contrast of bit lines is a consistent worth which has been affirmed in the differential sense speaker interfacing with two bitlines, the put away computerized sign in memory cell will be yield as quickly as time permits.

The reason for compose activity is to change the put away intelligent worth accurately. Accordingly, before compose activity, due to the compose hardware, the voltages of bitline BL will be 0 in computerized rationale. In opposition to the voltage of bitline BL, the voltage of bitline BLN will be 1. At the point when the voltage of WL is supply voltage VDD ( $WL = 1$ ), compose task is executed. Transistors N2, P2, P3, and P6 are turned ON. Right now, the conditions of transistors N1, P1, P4, and P5 will be OFF, with the goal that the coherent estimation of this memory cell is appropriately changed to 0. In this way, compose activity can likewise be finished effectively.



Timing and SEU simulation verification.

Fig.3 Timing and SEU reproduction confirmation. The planning reenactment of the proposed RHBD 10T cell has been gotten in Cadence Specter with models got from Taiwan Semiconductor Manufacturing Company (TSMC) CMOS 65-nm innovation, as appeared in Fig. 2. From this figure, we can see that a "compose 0, read 0, compose 1, and read 1" timing recreation result is effectively finished. Along these lines, the proposed RHBD 10T memory cell can appropriately accomplish its planning task.

### B. SEU Recovery Analysis

Give us a chance to consider the put away 1 state once more, as appeared in Fig. 1. For the RHBD 10T memory cell, as per SEU physical component, hubs Q, QN, and S0 are three touchy hubs for this put away worth.

1) If the touchy hub Q is turned to state 0 by a charged molecule, transistor N1 will be incidentally OFF, and the switch condition of transistor P6 will be ON briefly. In any case, the voltage of hub S1 will be its underlying state, in light of the fact that the size of transistor P1 is bigger than that of transistor P6 ( $2.1\times$  bigger). Therefore, the voltage of hub S0 is unaltered. Subsequently, transistor P4 will be dependably ON. At long last, the voltage of hub Q will be turned to the underlying voltage.

2) If the touchy hub S0 is instigated to change the underlying state by a radiation molecule, the two transistors P1 and P4 will be incidentally killed, and the hubs Q, QN, and S1 will be unaltered because of capacitive impact. Along these lines, transistor P5 will be dependably ON, and the voltage of hub S0 will be re-established.

3) When hub QN is flipped, the switch conditions of transistors N2 and P5 will be incidentally turned ON and OFF, individually, and afterward the voltage of hub Q will be changed to 0 state.

Thus, transistors P6 and N1 will be additionally briefly turned ON and OFF, separately. In any case, because of the bigger size of transistor P1, the estimation of hub S1 will be its underlying worth so transistor P2 likewise remains its OFF state. Subsequently, the influenced hub Q will be dismantled up to 1 state, and afterward transistor N1 will be turned ON once more, and hub QN will be destroyed down to 0 state.

### RHBD (RADIATION HARDENED BY DESIGN):



Radiation solidifying is the demonstration of making electronic segments and frameworks impervious to harm or breakdowns brought about by ionizing radiation (molecule radiation and high-vitality electromagnetic radiation, for example, those experienced in space and high-height flight, around atomic reactors and molecule quickening agents, or during atomic mishaps or atomic fighting.

Most semiconductor electronic parts are defenceless to radiation harm; radiation-solidified segments depend on their non-solidified counterparts, with some structure and assembling varieties that lessen the vulnerability to radiation harm. Because of the broad advancement and testing required to deliver a radiation-tolerant plan of a microelectronic chip, radiation-solidified chips will in general fall behind the latest improvements.

Radiation-solidified items are normally tried to at least one resultant impacts tests, including absolute ionizing portion (TID), improved low portion rate

impacts (ELDRS), neutron and proton dislodging harm, and single occasion impacts (SEE, SET, SEL and SEB).

**IV. RESULTS AND DISCUSSION**



Device and node counts:		
MOSFETs	-	10
MOSFET geometries	-	2
Voltage sources	-	4
Subcircuits	-	0
Model Definitions	-	2
Computed Models	-	2
Independent nodes	-	6
Boundary nodes	-	5
Total nodes	-	11

Parsing	0.33 seconds
Setup	0.44 seconds
DC operating point	0.13 seconds
Transient Analysis	0.51 seconds
Overhead	1.04 seconds
-----	
Total	2.45 seconds

## V. CONCLUSION

A tale RHBD 10T cell in TANNER EDA, CMOS procedure is proposed in this brief. Contrasted and past solidified 10T memory cell, the proposed cell can recoup a blunder in any one touchy hub. The reproduction results present that the punishment presented for the proposed 10T cell is the expanded compose/read access time that may influence its applications with fast necessities. Nonetheless, when thinking about the requirements of the objective applications, contrasted and other solidified memory cells, the proposed RHBD 10T cell can be viewed as a decent decision for aviation applications as it gives a decent parity among execution, region, power, and unwavering quality for recollections working at radiation condition.

## VI. REFERENCES

- [1] E. Ibe, H. Taniguchi, Y. Yahagi, K.-I. Shimbo, and T. Toba, "Impact of scaling on neutron-induced soft error in SRAMs from a 250 nm to a 22 nm design rule," *IEEE Trans. Electron Devices*, vol. 57, no. 7, pp. 1527–1538, Jul. 2010.
- [2] C. Boatella, G. Hubert, R. Ecoffet, and S. Duzellier, "ICARE on-board SAC-C: More than 8 years of SEU

and MCU, analysis and prediction," *IEEE Trans. Nucl. Sci.*, vol. 57, no. 4, pp. 2000–2009, Aug. 2003.

- [3] A. Sánchez-Macián, P. Reviriego, and J. A. Maestro, "Combined SEU and SEFI protection for memories using orthogonal Latin square codes," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 63, no. 11, pp. 1933–1943, Nov. 2016.
- [4] A. Yan, Z. Huang, M. Yi, X. Xu, Y. Ouyang, and H. Liang, "Double node- upset-resilient latch design for nanoscale CMOS technology," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 25, no. 6, pp. 1978–1982, Jun. 2017.
- [5] R. Giterman, L. Atias, and A. Teman, "Area and energy-efficient complementary dual-modular redundancy dynamic memory for space applications," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 25, no. 2, pp. 502–509, Feb. 2017.
- [6] R. Bishnoi, F. Oboril, and M. B. Tahoori, "Design of defect and fault tolerant non-volatile spintronic flip-flops," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 25, no. 4, pp. 1421–1432, Feb. 2017.
- [7] I.-S. Jung, Y.-B. Kim, and F. Lombardi, "A novel sort error hardened 10T SRAM cells for low voltage

- operation,” in *Proc. IEEE 55th Int. MWSCAS*, Aug. 2012, pp. 714–717.
- [8] S. M. Jahinuzzaman, D. J. Rennie, and M. Sachdev, “A soft error tolerant 10T SRAM bit-cell with differential read capability,” *IEEE Trans. Nucl. Sci.*, vol. 56, no. 6, pp. 3768–3773, Dec. 2009.
- [9] S. Lin, Y.-B. Kim, and F. Lombardi, “A 11-transistor nanoscale CMOS memory cell for hardening to soft errors,” *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 19, no. 5, pp. 900–904, May 2012.
- [10] T. Calin, M. Nicolaidis, and R. Velazco, “Upset hardened memory design for submicron CMOS technology,” *IEEE Trans. Nucl. Sci.*, vol. 43, no. 6, pp. 2874–2878, Dec. 1996.
- [11] C. Qi, L. Xiao, T. Wang, J. Li, and L. Li, “A highly reliable memory cell design combined with layout-level approach to tolerant single-event upsets,” *IEEE Trans. Device Mater. Rel.*, vol. 16, no. 3, pp. 388–395, Sep. 2016.
- [12] T.-H. Chen, L. T. Clark, and K. E. Holbert, “Memory design for high temperature radiation environments,” in *Proc. IEEE CFP08RPS-CDR 46th Annu. Int. Rel. Phys. Symp.*, May 2008, pp. 107–114.
- [13] J. Guo *et al.*, “Novel radiation-hardened-by-design (RHBD) 12T memory cell for aerospace applications in nanoscale CMOS technology,” *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 25, no. 5, pp. 1593–1600, May 2017.
- [14] M. Karimi, N. Rohbani, and S.-G. Miremadi, “A low area overhead NBTI/PBTI sensor for SRAM memories,” *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 25, no. 11, pp. 3138–3151, Nov. 2017.
- [15] T. W. Oh, H. Jeong, K. Kang, J. Park, Y. Yang, and S.-O. Jung, “Power-gated 9T SRAM cell for low-energy operation,” *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 25, no. 3, pp. 1183–1187, Mar. 2017.
- [16] S. Gupta, K. Gupta, and N. Pandey, “A 32-nm subthreshold 7T SRAM bit cell with read assist,” *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 25, no. 12, pp. 3473–3483, Dec. 2017.

#### AUTHOR PROFILE'S

**MUNUKUNTLA VIJAYALAXMI** doing post-graduation in VLSI and Embedded systems from Siddhartha Institute of Engineering and Technology in Department of Electronics and Communication Engineering.



**DR. D SUBBA RAO**, is a proficient Ph.D person in the research area of wireless communications from Rayalseema University, Kurnool along with initial degrees of Bachelor of Technology in Electronics and Communication Engineering (ECE) from Dr. SGIET, Markapur and Master of Technology in Embedded Systems from SRM University, Chennai. He has 16 years of teaching experience and has published 98 Papers in International Journals, 2 Papers in National Journals and has been noted under 4 International Conferences. He has a fellowship of The Institution of Electronics and Telecommunication Engineers (IETE) along with a Life time membership of Indian Society for Technical Education (ISTE). He is currently bounded as an Associate Professor and is being chaired as Head of the Department for Electronics and Communication Engineering discipline at Siddhartha Institute of Engineering and Technology, Ibrahimpatnam, Hyderabad.



**M PUSHPALATHA** working as associate professor in ECE branch, Siddhartha Institute of Engineering and Technology, Hyderabad, TS, India. She has completed her Master's degree with specialization in Digital Electronics and communication systems from Mahaveer Institute of Science & Technology affiliated to JNTU Hyderabad in the year 2008. Prior to this has completed bachelor's degree in Electronics and communication engineering from G. Narayanamma Institute of Technology and Science affiliated to JNTU Hyderabad. Pursuing Ph.d in the area of wireless communication, Sri Satya Sai University of technology and medical Science, Bhopal, Madhya Pradesh Her carrier started as a lecturer and has total 7 years of experience in teaching field. Out of which 3 years worked as Assistant Professor and 4 years as Senior Assistant Professor in a single organization named Abhinav Hi-Tech College of Engineering. Presently working as an Associate Professor for Siddhartha Institute of Engineering and Technology in Department of Electronics and Communication Engineering. She attended and also conducted many workshops and conferences. She is very much interest to do research on DECS, wireless technology and signals.