

PERFORMANCE ANALYSIS OF 64 BIT TRUNCATION ADDER USING CSA AND RCA ADDERS

¹N.BINDUMADHAVI, ²V.VEERENDRA SUBHASH

¹M.TECH VLSI&ES, DEPT OF E.C.E, KAKINADA INSTITUTE OF ENGINEERING AND TECHNOLOGY FOR WOMEN, KORANGI, ANDHRAPRADESH, INDIA, 533461

²ASSISTANT PROFESSOR, KAKINADA INSTITUTE OF ENGINEERING AND TECHNOLOGY FOR WOMEN, KORANGI, ANDHRAPRADESH, INDIA, 533461

ABSTRACT:

Approximate addition is a technique to trade off energy consumption and output quality in error-tolerant applications. In prior art, bit truncation has been explored as a lever to dynamically trade off energy and quality. The data processed by many digital systems may already contain errors. In many applications, such as a communication system, the analog signal coming from the outside world must first be sampled before being converted to digital data. The digital data are then processed and transmitted in a noisy channel before converting back to an analog signal. During this process, errors may occur anywhere. Furthermore, due to the advances in transistor size scaling, factors such as noise and process variations which are previously insignificant are becoming important in today's digital IC design.

In this brief, an innovative bit truncation strategy is proposed to achieve more graceful quality degradation compared to state-of-the-art truncation schemes. This translates into energy reduction at a given quality target. This methodology is applied to minimizing the delay of representative carry-look ahead adders under energy constraints. Impact of various design choices, including the carry-look ahead tree structure and logic style, are analyzed in the energy-delay space and verified through optimization. The result of the optimization is demonstrated on a design of the fastest adder found.

Keywords: Adaptive precision, approximate computing, energy-quality scaling, error-tolerant systems, low-power design, VLSI.

INTRODUCTION

In conventional digital VLSI design, one usually assumes that a usable circuit/system should always provide definite and accurate results. But in fact, such perfect operations are seldom needed in our no digital worldly experiences. The world accepts "analog computation," which generates "good enough" results rather than totally accurate results. The data processed by many digital systems may already contain errors. In many applications, such as a communication system, the analog signal coming from the outside world must first be sampled before being converted to digital data. The digital data are then processed and transmitted in a noisy channel before converting back to an analog signal. During this process, errors may occur anywhere. Furthermore, due to the advances in transistor size scaling, factors such as noise and process variations which are previously insignificant are becoming important in today's digital IC design. Based on the characteristic of digital VLSI design, some novel concepts and design techniques have been proposed. The concept of error tolerance (ET) and the PCMOS technology are two of them. According to the definition, a circuit is error tolerant if: 1) it contains defects that cause internal and may cause external errors and 2) The system that incorporates this circuit produces acceptable results the "imperfect" attribute seems to be not appealing. However, the need for the error-tolerant circuit was foretold in the 2003 International Technology Roadmap for Semiconductors (ITRS). To deal with error-tolerant problems, some truncated adders/multipliers have been reported, but are not able to perform well in its speed, power, area, or accuracy. The "flagged prefixed adder" performs better than the non-flagged

version with a 1.3% speed enhancement but at the expense of 2% extra silicon area. As for the “low-error area-efficient fixed-width multipliers”, it may have an area improvement of 46.67% but has average error reaching 12.4%. Of course, not all digital systems can engage the error-tolerant concept. In digital systems such as control systems, the correctness of the output signal is extremely important, and this denies the use of the error tolerant circuit. However, for many digital signal processing (DSP) systems that process signals relating to human senses such as hearing, sight, smell, and touch, e.g., the image processing and speech processing systems, the error-tolerant circuits may be applicable. The rest of the paper is organized as follows.

EXISTING DESIGN MODEL:

RCA Hybrid Model adder:

Increasingly huge data sets and the need for instant response require the adder to be large and fast. The traditional ripple-carry adder (RCA) is therefore no longer suitable for large adders because of its low-speed performance.

Many different types of fast adders, such as the carry-skip adder (CSK), carry-select adder (CSL), and carry-look-ahead adder (CLA) [18], have been developed. Also, there are many low-power adder design techniques that have been proposed [19].

However, there are always trade-offs between speed and power. The error-tolerant design can be a potential solution to this problem. By sacrificing some accuracy, the ETA can attain great improvement in both the power consumption and speed performance.




Figure1: Representing the Truncation adder using AND & OR gates.

The above bit truncation scheme can be easily implemented at circuit level in an n-bit RCA as shown in Fig. 2. No special cells are needed, as conventional full adders are used for all bit positions. OR&AND gates are employed as input buffers driving the full adders that receive k_{max} LSBs of the operands, being k_{max} the maximum number of LSBs that can be truncated. The control signals

$$Ctr_{k_{max}-1} \dots Ctr_0$$

Which allow dynamic adaptation of k (with $k < k_{max}$), and hence of the energy-quality tradeoff at run-time. If signals Ctr_i (with $0 \leq i < k$) are set to 1, the inputs Ta_i and TB_i of the i_{th} full adder are, respectively, 0 and 1, thus making its carry output equal to $C_i = 0$. Once the truncation is applied, switching activity and dynamic energy are suppressed in all full adders associated with the LSBs, regardless of the constant value used in the k LSBs.

In general, the above results need to be modified when considering different operations, such as subtraction. Indeed, the difference $A - B$ is computed by first evaluating the 2's complement of the subtrahend B , and then by adding it to the minuend A . For the subtraction operation, the output error E_{diff} is the difference between the errors E_A and E_B due to the truncation of A and B , respectively. Consequently, E_{diff} can be reduced by ensuring that E_A and E_B have the same sign, instead of being opposite as in the addition operation. More precisely, the quality of the output of an approximate subtractor is maximized by truncating k LSBs of the two operands by setting

$A_i = B_i$ (with $0 \leq i < k$), by simple extension of the above results. It is worth noting that the traditional zeroing bit truncation scheme automatically satisfies such a criterion, as it sets $A_i = B_i = 0$ for $0 \leq i < k$. Hence, the bit truncation strategy in [15] is preferable when performing subtractions, not additions. When multiplication is considered, the energy of an approximate multiplier was found to strongly depend on the constant values chosen to truncate the k LSBs of the inputs. In other words, two different truncation schemes can lead to the same accuracy but to different energy consumptions, which makes the analysis much more complex.

MATHEMATICAL SCENARIO ON HYBRID ADDITION

In a conventional adder circuit, the delay is mainly attributed to the carry propagation chain along the critical path, from the least significant bit (LSB) to the most significant bit (MSB). Meanwhile, a significant proportion of the power consumption of an adder is due to the glitches that are caused by the carry propagation. Therefore, if the carry propagation can be eliminated or curtailed, a great improvement in speed performance and power consumption can be achieved. In this paper, we propose for the first time, an innovative and novel addition arithmetic that can attain great saving in speed and power consumption.




Figure 2: Representing the input inaccurate part and accurate part addition

We first split the input operands into two parts: an accurate part that includes several higher order bits and the inaccurate part that is made up of the remaining lower order bits. The length of each part need not necessary be equal. The addition process starts from the middle (joining point of the two parts) toward the two opposite directions simultaneously.

In the example of Figure 2, the two 16-bit input operands, “1011001110011010” (45978) and “0110100100010011” (26899), are divided equally into 8 bits each for the accurate and inaccurate parts. The addition of the higher order bits (accurate part) of the input operands is performed from right to left (LSB to MSB) and normal addition method is applied. This is to preserve its correctness since the higher order bits play a more important role than the lower order bits. The lower order bits of the input operands (inaccurate part) require a special addition mechanism. No carry signal will be generated or

taken in at any bit position to eliminate the carry propagation path. To minimize the overall error due to the elimination of the carry chain, a special strategy is adapted, and can be described as follow: 1) check every bit position from left to right (MSB to LSB); 2) if both input bits are “0” or different, normal one-bit addition is performed and the operation proceeds to next bit position; 3) if both input bits are “1,” the checking process stopped and from this bit onward, all sum bits to the right are set.

PROPOSED MODEL FOR 8 BIT IMPLEMENTATION




Figure3: Representing the Block diagram of proposed 8bit Hybrid Adder.

The block diagram of the hardware implementation of the design implementation using the circuit model based on HDL designer series would improvise the design scenario which imparts the different characteristics of the addition using CSA 8 bit and RCA 8bit via probabilistic approach for sum and carry equations. The most straightforward structure consists of two parts:

- i. An accurate part and
- ii. An inaccurate part.

The accurate part is constructed using a conventional adder such as the RCA, CSK, CSL, or CLA. The carry-in of this adder is connected to ground. The inaccurate part constitutes two blocks: a carry-free addition block and a control block. The control block is used to generate the control signals as shown in figure where the blue block is control cum input generator, to determine the working mode of the carry-free addition block.

Strategy of Dividing the Adder

The first step of designing a proposed ETA is to divide the adder into two parts in a specific manner. The dividing strategy is based on a guess-and-verify stratagem, depending on the requirements, such as accuracy, speed, and power.

With this partition method defined, we then check whether the accuracy performance of the adder meets the requirements preset by de-signer/customer. This can be checked very quickly via some software programs. For example, for a specific application, we require the minimum acceptable accuracy to be 95% and the acceptance probability to be 98%. The proposed partition method must therefore have at least 98% of all possible inputs reaching an accuracy of better than 95%. If this requirement is not met, then one bit should be shifted from the inaccurate part to the accurate part and have the checking process repeated. Also, due to the simplified circuit structure and the elimination of switching activities in the inaccurate part, putting more bits in this part yields more power saving. Having considered the above, we divided the 32-bit adder by putting 12 bits in the accurate part and 20 bits in the inaccurate part. Hence by virtue of the above design we model a 32 bit and 64 bit model using the 8 bit hybrid model.

64bit Implementation Adder using Hybrid CSA-RCA



Figure 4: Representing the Hybrid Truncation Adder with CSA and RCA:

Our design improvises an 8 bit model and its implementation scenario as mention in figure 4. The structure of the figure represents the design of parallel scenario of 8 bit model which are suited with

the current design platform of the implementing the CSA and RCA simultaneously.

The current design with truncation of the Hybrid proposed adder utilizes the parallel scenario on each set of output sum and carry generated from the 8 bit implementation. As per the design concept we have utilized 128 iteration when compared to 2^{64} iterations for each stage of the output observed in results and discussions.

RESULTS AND DISCUSSIONS:

Simulation results:




Figure5: Representing the design simulation of the circuit diagram mentioned



Figure 6: Simulation and Synthesis of 8bit CSA using Quartus tool Altera

Table 1: Representing the Existing Design adder and Proposed Hybrid Adder.

| SNO | PARAMETERS | EXISTING 8 bit | EXISTING 16 bit | EXISTING 32 bit | Hybrid adder 8bit | Hybrid adder 16bit | Hybrid adder 32bit |
|-----|------------|----------------|-----------------|-----------------|-------------------|--------------------|--------------------|
| 1 | AREA | 9.3% | 34.56% | 31.48% | 7% | 14.1% | 22.71% |
| 2 | POWER | 1.68W | 5.66W | 7.66W | 0.92W | 2.3W | 5.76W |
| 3 | DELAY | 36.67 ns | 46.7 ns | 70.8 ns | 14.58 ns | 34.8 ns | 57.58 ns |

The design with respect to RCA-8 bit from the existing model would improve the proposed design with an area percentage about 9.3 for RCA8 bit ensuring the larger delay due to extensive forward feed awaiting for carry generation at each stage. In our design we have generated a carry skip scenario to utilize an approx. data addition which emphasizes the design model and its analysis as per the proposed model with 8, 16, 32 hence improves the delay and other performance factors.

CONCLUSIONS

This brief proposed a novel hybrid CSA-RCA approach for truncation scheme for the design of energy-quality scalable adders. In contrast to conventional zeroing bit truncation schemes, the proposed approach sets the inputs associated with the truncated digits equal to proper nonzero constant values that minimize the error on the output. The proposed technique is able to retain the dynamic energy-quality configurability of traditional reconfigurable approximate adders, while achieving more favorable energy-quality tradeoff which trades certain amount of accuracy for significant power saving and performance improvement, is proposed. Extensive comparisons with conventional digital adders showed that the proposed HTA outperformed the conventional adders in both power consumption and speed performance. The potential applications of the HTA fall mainly in areas where there is no strict requirement on accuracy or where super low power consumption and high-speed performance are more important than accuracy. One example of such applications is in the DSP application for portable devices such as cell phones and laptops.

REFERENCES

- [1] Fabio Frustaci, Stefania Perri, Pasquale Corsonello, and Massimo Alioto, "Energy-Quality Scalable Adders Based on Non-zeroing Bit Truncation" IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2019)
- [2] International Technology Roadmap for Semiconductors [Online]. Available: <http://public.itrs.net/>
- [3] A. B. Melvin and Z. Haiyang, "Error-tolerance and multi-media," in Proc. 2006 Int. Conf. Intell. Inf. Hiding and Multimedia Signal Process., 2006, pp. 521–524.
- [4] M. A. Breuer, S. K. Gupta, and T. M. Mak, "Design and error-tolerance in the presence of massive numbers of defects," IEEE Des. Test Comput., vol. 24, no. 3, pp. 216–227, May-Jun. 2004.
- [5] M. A. Breuer, "Intelligible test techniques to support error-tolerance," in Proc. Asian Test Symp., Nov. 2004, pp. 386–393.
- [6] K. J. Lee, T. Y. Hsieh, and M. A. Breuer, "A novel testing methodology based on error-rate to support error-tolerance," in Proc. Int. Test Conf., 2005, pp. 1136–1144.
- [7] I. S. Chong and A. Ortega, "Hardware testing for error tolerant multimedia compression based on linear transforms," in Proc. Defect and Fault Tolerance in VLSI Syst. Symp., 2005, pp. 523–531.
- [8] H. Chung and A. Ortega, "Analysis and testing for error tolerant motion estimation," in Proc. Defect and Fault Tolerance in VLSI Syst. Symp., 2005, pp. 514–522.
- [9] H. H. Kuok, "Audio recording apparatus using an imperfect memory circuit," U.S. Patent 5 414 758, May 9, 1995.
- [10] T. Y. Hsieh, K. J. Lee, and M. A. Breuer, "Reduction of detected acceptable faults for yield improvement via error-tolerance," in Proc. Des.,

Automation and Test Eur. Conf. Exhib., 2007, pp. 1–6.

[11] K. V. Palem, “Energy aware computing through probabilistic switching: A study of limits,” IEEE Trans. Comput., vol. 54, no. 9, pp. 1123–1137, Sep. 2005.

[12] S. Cheemalavagu, P. Korkmaz, and K. V. Palem, “Ultra low energy computing via probabilistic algorithms and devices: CMOS device primitives and the energy-probability relationship,” in Proc. 2004 Int. Conf. Solid State Devices and Materials, Tokyo, Japan, Sep. 2004, pp. 402–403.

[13] P. Korkmaz, B. E. S. Akgul, K. V. Palem, and L. N. Chakrapani, “Advocating noise as an agent for ultra-low energy computing: Probabilistic complementary metal-oxide-semiconductor devices and their characteristics,” Jpn. J. Appl. Phys., vol. 45, no. 4B, pp. 3307–3316, 2006.

[14] J. E. Stine, C. R. Babb, and V. B. Dave, “Constant addition utilizing flagged prefix structures,” in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), 2005.

[15] L.-D. Van and C.-C. Yang, “Generalized low-error area-efficient fixed-width multipliers,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 25, no. 8, pp. 1608–1619, Aug. 2005.

[16] M. Lehman and N. Burla, “Skip techniques for high-speed carry propagation in binary arithmetic units,” IRE Trans. Electron. Comput., vol. EC-10, pp. 691–698, Dec. 1962.

[17] O. Bedrij, “Carry select adder,” IRE Trans. Electron. Comput., vol. EC-11, pp. 340–346, 1962.

[18] O. MacSorley, “High speed arithmetic in binary computers,” IRE Proc., vol. 49, pp. 67–91, 1961.

[19] Y. Kiat-Seng and R. Kaushik, Low-Voltage, Low-Power VLSI Subsystems. New York: McGraw-Hill, 2005